Architectures consisting of CPUs and FPGAs have become popular as they integrate the general purpose processing power of CPUs with energy efficient, fine grained parallelism of FPGAs. We develop platform based accelerators using algorithms, methodology, and design partitioning. Marquee brings up solutions for parallel accesses, irregular memory accesses, and Look up Table (LUT) implementations through optimizations